View CYII4SC6600AB-HDC_1932251.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

ibis4-a-6600 cyii4sm6600ab advance information 6.6 mp cmos image senso r cypress semiconductor corporation ? 198 champion court ? san jose , ca 95134-1709 ? 408-943-2600 document number: 001-02366 rev. *d revised january 2, 2007 features description the ibis4-6600 is a solid -state cmos image sensor that integrates the functionalit y of complete analog image acquisition, digitizer and digital signal processing system on a single chip. the image sensor compromises a 6.6 mpixel resolution with 2210x3002 active pixels. the image size is fully programmable to user-defined windows of interest. the pixels are on a 3.5-m pitch. the sensor is available in a monochrome version or bayer (rgb) patterned color filter array. user-programmable row and colu mn start/stop positions allow windowing down to 2x1 pixel window for digital zoom. sub sampling reduces resolution while maintaining the constant field of view. the analog video output of the pixel array is processed by an on-chip analog signal pipeline. double sampling (ds) eliminates the fixed pattern noise. the programmable gain and offset amplifier maps the signal swing to the adc input range. a 10-bit adc converts the analog data to a 10-bit digital word stream. the sensor uses a 3-wire serial-parallel (spi) interface. it operates with a single 2.5v power supply and requires only one master clock for operation up to 40 mhz. it is housed in a 68-pin ceramic lcc package. this data sheet allows the us er to develop a camera system based on the described timing and interfacing. applications ? machine vision ?biometry ? document scanning table 1. key performance parameters parameter typical value active pixels 2210 (h) x 3002 (v) pixel size 3.5 m x 3.5 m optical format 1 inch active imager size 7.74 mm x 10.51 mm shutter type electronic rolling shutter maximum data rate/master clock 40 mps/40 mhz frame rate 5 fps (2210 x 3002) 89 fps (640 x 480) adc resolution adc resolution sensitivity (@ 650 nm) 411 v.m2/w.s, 4.83 v/lux.s dynamic range 59 db full well charge full well charge temporal noise 24 e- dark current 3.37 mv/s high dynamic range modes double slope, non destructive read out (ndr). supply voltage analog: 2.5v-3.3v, digital: 2.5v, i/o: 2.5v power consumption 190 mwatt operating temperature ?30 c to +65 c color filter array mo no, rgb bayer pattern packaging 68-pins lcc table 1. key performance parameters (continued) parameter typical value [+] feedback [+] feedback
ibis4-a-6600 cyii4sm6600ab advance information document number: 001-02366 rev. *d page 2 of 40 table of contents features ................ ................ ................. .............. .............. .............. .............. ............. .......1 description ............. ................. ................ .............. .............. .............. .............. ............. .....1 applications ........... ................. ................ .............. .............. .............. .............. .............. ....1 specifications ......... ................. ................ .............. .............. .............. .............. .............. ....5 general specifications .... ................ ................. ................ ................. ................ .............5 electro-optical specif ications ............. ................ ................ ................. .............. .............5 features and general specifications .............. ................ ................. ................ .............7 electrical specifications ........... ................. .............. .............. .............. .............. .............8 sensor architecture and operation ............... ................. ................ ................. ...............9 floor plan .............. ................ ................ .............. .............. ............... .............. ............. ..9 pixel ........... ................ ................. ................ ................ ................. .............. .............. ......10 pixel rate ......... ................ ................. ................ ................ ............... .............. ............. ..11 region of interest (roi) re ad out ............... .............. .............. ............... .............. ........11 output amplifier ............ ................ ................ ................. ................ ................. ...............1 2 analog to digital converter ................ ................ ................ ................. ................ ...........13 subsample modes ............ ................. ................ ................ ................. ................ ...........14 electronic shutter ........... ................ ................. ................ ................. ................ .............18 high dynamic range modes ... ................. ................ .............. .............. .............. ...........18 sequencer and registers ...... ................ ................. ................ .............. .............. ...........20 timing diagrams .............. ................ ................ ................. ................ ................. ............... 26 sequencer control signals .. ................ ................ ................. ................ .............. ...........26 basic frame and line timing ............ ................ ................ ................. ................ ...........26 pixel output timing ........ ................ ................. ................ ................. ................ .............27 pin list ................ ................ ................ .............. .............. .............. ............... ............. .........29 packaging ............... ................. ................ .............. .............. .............. .............. ............. .....32 bare die ............ ................ ................. ................ ................ ............... .............. ............ ...32 package drawing ................ ................ ................ ................. ................ .............. ...........33 glass lid specifications ............. ................ .............. .............. .............. .............. ...........37 storage and handling ........ ................ ................. ................ ................. ................ .............37 storage conditions ........... ................. ................ ................ ................. ................ ...........37 handling and soldering conditions ... ................ ................ ................. ................ ...........37 rohs (lead free) compliance ......... ................. ................ ................. ................ .............38 ordering information ......... ................ ................. ................ ................. ................ .............39 disclaimer ........... ................ ................ ................. .............. .............. .............. .............. ......39 document history page .... ................ ................. ................ ................. ................ .............40 [+] feedback [+] feedback
ibis4-a-6600 cyii4sm6600ab advance information document number: 001-02366 rev. *d page 3 of 40 list of figures spectral response curve .... ................ ................. ................ ................. ................ .............6 electro-voltaic response curve ....... .............. .............. .............. .............. .............. .............7 floor plan ............. ................ ................ .............. .............. .............. ............... .............. ........9 3t pixel architecture ................. ................ ................ .............. ............... .............. ............. ..10 rgb bayer alignment .......... ................ ................. ................ ................. ................ .............10 typical response curve of the rgb fi lters ......... ................ ................. ................ .............10 floor plan pixel array ............... ................ ................ .............. ............... .............. .............. .11 output amplifier architecture ............... ................. ................ ................. ................ .............12 offset for the two cha nnels through dac_raw and dac_fine ............... .............. ........13 adc resistor ladder ..... ................ ................ .............. .............. ............... .............. ............. ..14 x-subsampling ............ ................ ................ .............. .............. ............... .............. ............ ...15 y-subsampling ............ ................ ................ .............. .............. ............... .............. ............ ...16 pixel readout in various subsample m odes ...................... .............. .............. ............ ........17 electronic rolling shutter operation .. .............. .............. .............. .............. .............. ...........18 double slope response ........ ................. ................ ................ ................. ................ ...........19 principle of non-destructive readout .............. .............. .............. .............. .............. ...........19 syncing of the y-shift registers. ............. ................ ................ ................. ................ ...........23 spi interface ............... ................ ................ ................. ................ ................. ................ ......25 relative timing of the 3 control sig nals ................. ................ ................. ................ ...........26 basic frame and line timing ..... ................ ................. ................ .............. .............. ...........27 pixel output timing using two anal og outputs ................. .............. .............. ............ ........27 pixel output timing multiplexing to one analog output .. .............. ............... .............. ........28 adc timing using two analog outputs .. ............... ................ ................. ................ ...........28 adc timing using one analog output ... ................ ................ ................. ................ ...........28 bare die dimensions ......... ................ ................ ................. ................ ................. ...............3 2 package top view (all dimensions in inch) ............ ................ ................. ................ ...........33 package side view (all dimensions in inch) ......... ................ ................. ................ .............34 package back view (all dimensions in inch) ........... ................ ................. ................ ...........35 bonding scheme of the ibis4-a-6600 in the lcc package ............... ............ ............ ........36 transmittance curve of the d263 co ver glass lid ............ .............. .............. ............ ........37 reflow soldering temperatur e profile ............. .............. .............. .............. .............. ...........38 [+] feedback [+] feedback
ibis4-a-6600 cyii4sm6600ab advance information document number: 001-02366 rev. *d page 4 of 40 list of tables key performance parameters .......... .............. .............. .............. .............. .............. .............1 general specifications. ...... ................ ................ ................. ................ ................. ............... 5 electro-optical specific ations ........... .............. .............. .............. .............. .............. .............5 features and general specifications ................. ................. ................ ................. ...............7 absolute maximum ratings .. ............... ................. ................ ................. ................ .............8 recommended operating conditions .. ................. ................ ................. ................ .............8 dc electrical conditions .... ................ ................ ................. ................ ................. ...............8 frame rate vs. resolution .. ................ ................. ................ ................. ................ .............11 pga gain settings .......... ................. ................ ................ ................. ................ ................. .12 adc specifications .......... ................. ................ ................ ................. ................ ................ ..13 adc resistor values ........ ................. ................ ................ ................. ................ ................. .14 subsample patterns ........... ................ ................ ................. ................ ................. ............... 14 frame rate vs. subsample mo de ................. ................ .............. .............. .............. ...........16 pros and cons of ndr ................. ................. ................ .............. .............. .............. ...........19 list of internal registers ............... .............. .............. .............. ............... .............. .............. .20 overview of ndr modes. .... ................ ................. ................ ................. ................ .............22 granularity of x-sequencer cl ock and corresponding row blank ing time (for ndr = 0). 23 delay added by changing the settings of the delay register ....... .............. ............ ........24 delay added by changing the setti ngs of the delay_clk_amp bits ................. .............24 pin list ............ ................ ................. ................ ................ .............. ............... ............ ..........29 package side view dimensions. ......... ................. ................ ................. ................ .............34 storage conditions. ......... ................. ................ ................ ................. ................ ................ ..37 the chemical substances and in formation about any int entional content .... ............ ........38 ordering information. ....... ................. ................ ................ ................. ................ ................ ..39 [+] feedback [+] feedback
ibis4-a-6600 cyii4sm6600ab advance information document number: 001-02366 rev. *d page 5 of 40 specifications general specifications electro-optical specifications overview table 2. general specifications. parameter specification remarks pixel architecture 3t-pixel pixel size 3.5 m x 3.5 m the resolution and pixel size results in a 7.74 mm x 10.51 mm optical active area. resolution 2210 x3002 pixel rate 40 mhz using a 40- mhz system clock and 1 or 2 parallel outputs. shutter type electronic rolling shutter full frame rate 5 frames/second increases with roi read out and/or sub sampling. table 3. electro-optical specifications parameter specification remarks fpn (local) <0.20% rms% of saturation signal. prnu (local) <1.5% rms of signal level. conversion gain conversion gain @ output (measured). output signal amplitude 0. 6v at nominal conditions. saturation charge 21.500 e- sensitivity (peak) 411v.m2/w.s 4.83 v/lux.s @ 650 nm (85 lux = 1 w/m2). sensitivity (visible) 328 v.m2/w.s 2.01 v/lux.s 400-700 nm (163 lux = 1 w/m2). peak qe * ff peak spectral resp. 25% 0.13 a/w average qe*ff = 22% (visible range). average sr*ff = 0.1 a/w (visible range). see spectral response curve. fill factor 35% light sensitive part of pixel (measured). dark current 3.37 mv/s 78 e-/s typical value of average dark current of the whole pixel array (@ 21 c). dark signal non uniformity 8.28 mv/s 191 e-/s dark current rms value (@ 21 c). temporal noise 24 rms e- measured at digital output (in the dark). s/n ratio 895:1 (59 db) measured at digital output (in the dark). spectral sensitivity range 400 - 1000 nm optical cross talk 15% 4% to the first neighboring pixel. to the second neighboring pixel. power dissipation 190 mwatt typical (including adcs). [+] feedback [+] feedback
ibis4-a-6600 cyii4sm6600ab advance information document number: 001-02366 rev. *d page 6 of 40 spectral response curve figure 1. spectral response curve spectral response curve on page 6 shows the spectral response characteristic. the curve is measured directly on the pixels. it includes effects of non-sensitive areas in the pixel, e.g., interconnection lines. the sensor is light sensitive between 400 and 1000 nm. the peak qe * ff is 25% approximately around 650 nm. in view of a fill factor of 35%, the qe is thus close to 70% between 500 and 700 nm. 0 0.02 0.04 0.06 0.08 0.1 0.12 0.14 400 500 600 700 800 900 1000 wavelenght [nm] spectral response [a/w] qe 10% qe 20% qe 30% [+] feedback [+] feedback
ibis4-a-6600 cyii4sm6600ab advance information document number: 001-02366 rev. *d page 7 of 40 electro-voltaic response curve figure 2. electro-voltaic response curve electro-voltaic response curve on page 7 shows the pixel response curve in linear response mode. this curve is the relation between the electrons detected in the pixel and the output signal. the resulting voltage-electron curve is independent of any parameters (integration time, etc). the voltage to electrons conversion gain is 43 v/electron. features and general specifications 0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0 5000 10000 15000 20000 25000 # electrons output swing [v] table 4. features and general specifications feature specification/description electronic shutter type rolling shutter. integration time control 60 s - 1/frame period. windowing (roi) randomly programmable roi read out. sub-sampling modes: several sub sample modes can be programmed (see 2.6). extended dynamic range dual slope (up to 90 db opti cal dynamic range) and non-destructive read out mode. analog output the output rate of 40 mpixels/s can be achieved with 2 analog outputs each working at 20 mpixel/s. digital output 2 on-chip 10-bit adcs @ 20 msampl es/s are multiplexed to 1 digital 10 bit output @ 40 msamples/s. supply voltage vdd nominal 2.5v (some supplie s require 3.3v for extended dynamic range). logic levels 2.5v. interface serial-to parallel interface (spi). package 68-pins lcc. [+] feedback [+] feedback
ibis4-a-6600 cyii4sm6600ab advance information document number: 001-02366 rev. *d page 8 of 40 electrical specifications absolute maximum ratings vdd = vddd = vdda (vddd is supply to digital circuit, vdda to analog circuit). stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. these are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections are not im plied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. recommended operating conditions all parameters are characterized for dc conditions after thermal equilibrium has been established. unused inputs must always be tied to an appropriate logic level, e.g., either vdd or gnd. this device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however it is recommended that normal precautions be taken to avoid application of any voltages higher than the maximum rated voltages to this high-impedance circuit. dc electrical conditions table 5. absolute maximum ratings symbol parameter value unit vdd dc supply voltage ?0.5 to 3.3 v vin dc input voltage ?0.5 to (vdd + 0.5) v vout dc output voltage ?0.5 to (vdd + 0.5) v iio dc current drain per pin; an y single input or output. 50 ma tl lead temperature (5 seconds soldering). 350 c tst storage temperature ?30 to +85 c h humidity (relative) 85% at 85 c esd esd susceptibility 2000 v table 6. recommended operating conditions symbol parameter min. typ. max. max. vdd dc supply voltage 2.5 2.5 3.3 v ta commercial operating temperature. ?30 24 +65 c table 7. dc electrical conditions symbol characteristic condition min. max. unit vih input high voltage vdd-0.5 v vil input low voltage ?0.6 0.6 v iin input leakage current vin = vdd or gnd ?10 +10 ?a voh output high voltage vdd=min; ioh= ?100 ma vdd-0.5 v vol output low voltage vdd=min; ioh= 100 ma 0.5 v idd operating current system clock <= 40 mhz 70 80 ma [+] feedback [+] feedback
ibis4-a-6600 cyii4sm6600ab advance information document number: 001-02366 rev. *d page 9 of 40 sensor architecture and operation floor plan figure 3. floor plan floor plan on page 9 shows the architecture of the image sensor that has been designed. it consists basically of the pixel array, shift registers for the reado ut in x and y direction, parallel analog output amplifiers, and colu mn amplifiers th at correct for the fixed pattern noise caused by threshold voltage non-uniformities. reading out the pixel array starts by applying a y clock pulse to select a new row, followed by a calibration sequence to calibrate the column amplifiers (row blanking time). depending on external bias resistors and timing, typically this sequence takes about 7 s per line (baseline). this sequence is necessary to remo ve the fixed pattern noise of the pixel and of the column amplifiers themselves (by means of a double sampling technique). pixels can also be read out in a non-destructive manner. two dacs have been added to make the offset level of the pixel values adjustable and equal for the two output busses. a third dac is used to connect the busses to a stable voltage during the row blanking period (or to the reset busses continuously in case of non-destructive readout). two 10-bit adcs running at 20 msamples/s will convert the analog pixel values. the digital outputs will be multiplexed to 1 digital 10-bit output at 40 msamples/s. note that these blocks are electrically completely isolated from the sensor part (except for the mu ltiplexer for which the settings are uploaded through the shared address and data bus). the x and y shift registers do have a programmable starting point. the starting point's possibilities are limited due to limitations imposed by sub-sampling requirements. the upload of the start address is done through the serial to parallel interface. most of the signals for the image core in floor plan on page 9 are generated on chip by the sequencer. this sequencer also allows running the sensor in basic modes, not fully autonomously. res et select analog output (2) eos_yl eos_yr tri l tri r dac in adc, 10 bit adc, 10 bit sequencer image c or e sensor spi pixel array 2210 x 3002 (excl. dark + dummy pixels ) addres s able x-s hift regis ter + s ub-s ampling addres s able y-s hift regis ter + s ub-s ampling column ampli?ers res et and s elect drivers reset and select drivers clk_y sync_yl clk_x sync_x pixel (0,0) dac addres s able y-s hift regis ter + s ub-s ampling clk_y sync_y r dig. logic dig. logic addres s & data bus [+] feedback [+] feedback
ibis4-a-6600 cyii4sm6600ab advance information document number: 001-02366 rev. *d page 10 of 40 pixel architecture the pixel architecture is the cl assical three-transistor pixel as shown in 3t pixel architecture on page 10 the pixel has been implemented using the high fill factor technique as patented by fillfactory (us patent no. 6,225,670 and others). figure 4. 3t pixel architecture fpn and prnu fixed pattern noise correction is done on-chip. raw images taken by the sensor typically feature a residual (local) fpn of 0.35% rms of the saturation voltage. the photo response non uniformity (prnu), caused by mismatch of photodiode node capacitances, is not corrected on chip. measurements indicate that the typical prnu is about 1.5% rms of the signal level. color filter array the ibis4-6600 can also be processed with a bayer rgb color pattern. pixel (0,0) has a green filter and is situated on a green-red row. green1 and green2 are separately processed color filters and have a different spectral response. green1 pixels are located on a blue-green row, green2 pixels are located on a green-red row. figure 5. rgb bayer alignment typical response curve of the rgb filters on page 10 below shows the response of the color fi lter array as function of the wavelength. note that this re sponse curve includes the optical cross talk and the nir filter of the color glass lid as well (see figure 6. typical response curve of the rgb filters selec vdd m1 m2 m3 reset output (column) [+] feedback [+] feedback
ibis4-a-6600 cyii4sm6600ab advance information document number: 001-02366 rev. *d page 11 of 40 dark and dummy pixels floor plan pixel array on page 11 shows a plan of the pixel array. the sensor has been designed in "portrait" orientation. a ring of dummy pixels surrounds the active pixels. black pixels are implemented as "optical" black pixels. figure 7. floor plan pixel array pixel rate the pixel rate for this sensor is high enough to support a frame rate of >75 hz for a window size of 640 x 480 pixels (vga format) + 23 pixels over scan in both directions. taking into account a row blanking time of 7.2 s (as baseline, see also 2.10.2.1.g.), this requires a mi nimum pixel rate of nearly 40 mhz. the final bandwidth of the column amplifiers, output stage etc. is determined by external bias resistors. taken into account a pixel rate of 40 mhz a full frame rate of a little more than 5 frames/s will be obtained. the frame period of the ibis4-6600 sensor can be calculated as follows: => frame period = (nr. lines * (rbt + pixel period * nr. pixels)) with: nr. lines: number of lines read out each frame (y). nr. pixels: number of pixels read out each line (x). rbt: row blanking time = 7.2 us (typical). pixel period: 1/40 mhz = 25 ns. example: read out time of the full resolution at nominal speed (40 mhz pixel rate): => frame period = (3002 * (7.2 us + 25 ns * 2210)) = 187.5 ms => 5.33 fps. region of interest (roi) read out windowing can easily be achieved by uploading the starting point of the x- and y-shift regist ers in the sensor registers (see 2.9.1). this downloaded starting point initiates the shift register in the x- and y-direction triggered by the y_start (initiates the y-shift register) and the y_clk (initiates the x-shift register) pulse. the minimum step size for the x-address is 24 (only even start addresses can be chosen) and 1 for the y-address (every line can be addressed). the frame rate increases almost linearly when fe wer pixels are read out. table 8. gives an overview of the achievable frame rates with roi read out. dummy ring of pixels , s urrounding complete pixel array. not read r ing of 2 dummy pixels , illuminated, readable array of active pixels, read 3002x 2210 r ing of dummy pixels , covered with black layer, readable 2222 3014 2210 3002 table 8. frame rate vs. resolution image resolution (y*x) frame rate [fram es/s] frame readout time [ms] comment 3002 x 2210 5 187.5 full resolution. 1501 x 1104 14 67 roi read out. 640 x 480 89 11 11 [+] feedback [+] feedback
ibis4-a-6600 cyii4sm6600ab advance information document number: 001-02366 rev. *d page 12 of 40 output amplifier the output amplifier subtracts the reset and signal voltages from each other to cancel fpn as much as possible (figure 8.). the dac that is used for offset adjustment consists of 2 dacs. one is used for the main offset (dac_raw) and the other allows for fine tuning to compensate the offset difference between the signal paths arriving at the two amplifiers a1 and a2 (dac_fine). with the analog multiplexer the signals s1 and s2 from the two busses can be combined to one pixel output at full pixel rate (40 mhz). the two analog signals s1 and s2 can, however, also be available on two separate output pins to allow a higher pixel rate. the third dac (dac_dark) puts its value on the busses during the calibration of the output amplifier. in case of non-destructive readout (no double sampling), bus1_r and bus2_r are continuously connec ted to the output of the dac_fine to provide a reference for the signals on bus1_s and bus2_s. the complete output amplifier can be put in standby by setting the corresponding bit in the amplifier register. figure 8. output amplifier architecture stage 1: offset, fpn correction and multiplexing in the first stage, the signals from the busses are subtracted and the offset from the dacs is added. after a system reset, the analog multiplexer is configured for two outputs (see bit settings of the amplifier regist er). in case one_out is set to 1, the two signals s1 and s2 are multiplexed to one output (output 1). the amplifiers of st age 2 and stage 3 of the second output path are then put in standby. the speed and power consumption of the first stage is controllable through the resistor connected to cmd_out_1. stage 2: programmable gain amplifier the second stage provides the gain, which will be adjustable between 1.36 and 17.38 in step s of roughly 20.25 (~1.2). an overview of the gain settings is given in table 9. . the speed and power consumption of the second stage is controllable through the resistor connected to cmd_out_2. + + bus1 s bus1_r bus2 s bus2_r dac_raw / dac_fine analog multiplexer programmable gain amplifiers pixel output pixel out p ut 2 a2 a1 s2 s1 1 1 output drivers dac_dark stage 1 stage 2 stage 3 table 9. pga gain settings bits dc gain bits dc gain 0000 1.36 1000 5.40 0001 1.64 1001 6.35 0010 1.95 1010 7.44 0011 2.35 1011 8.79 0100 2.82 1100 10.31 0101 3.32 1101 12.36 0110 3.93 1110 14.67 0111 4.63 1111 17.38 [+] feedback [+] feedback
ibis4-a-6600 cyii4sm6600ab advance information document number: 001-02366 rev. *d page 13 of 40 stage 3: output drivers the speed and power consumption of the third stage is controllable through the resistor connected to cmd_out_3. the output drivers are designed to drive a 20-pf output load at 40 msamples/s with a bias resistor of 100 k?. offset dacs figure 9. shows how the dac registers influence the black reference voltages of the two di fferent channels. the offset is mainly given through dac_raw. dac_fine can be used to shift the reference voltage of bus 2 up or down to compensate for different offsets in the two channels. figure 9. offset for the two chan nels through dac_raw and dac_fine assume that voutfull is the voltage that depends on the bit values that are applied to the dac and ranges from externally, the output range of dac_raw can be changed by connecting a resistor rcal to rcal_dac_out and applying a voltage vcal. the output voltage vout of dac_raw follows relation (r = 10 k ? ) special case: rcal = then vout = voutfull (e.g. for dac_fine) rcal = 0, vcal = gnd........................... then vout = voutfull/2 a similar relation holds for the output range of dac_dark (rcal_dac_dark can be used to tune the output range of this dac). analog to digi tal converter the ibis4-6600 has a two 10 bit flash analog digital converters. the adc's are electrically separated from the image sensor. the inputs of the adc should be tied externally to the outputs of the output amplifiers. one adc will sample the even columns and the other one will sample the odd columns. alternatively, one adc can sample all the pixels as well. dac_raw d ac _ raw _ reg <0:7 out dac_fine vdda out 10k 200k 50k 50k 10k 200k blackref bus1 blackref bus2 gnda d ac _ fine _ reg <0:7 rcal rcal pad rcal _ dac _ out floating rcal v cal + ) 11111111 ( ) 2 1 1 ( ) 00000000 ( 0 : 8 values bit vdda values bit v outfull o cal cal outfull cal cal out v r r r v r r r r v 2 2 table 10. adc specifications parameter specification input range set by external resistors (see next section) quantization 10 bits nominal data rate 20msamples/s dnl(linear conversion mode) typ. < 0.4lsb rms inl (linear conversion mode) typ. < 3.5 lsb input capacitance < 2 pf conversion law linear/gamma-corrected [+] feedback [+] feedback
ibis4-a-6600 cyii4sm6600ab advance information document number: 001-02366 rev. *d page 14 of 40 setting of the adc reference voltages figure 10. adc resistor ladder the internal resistance has a value of approximately 577 ? . only 277 ? of this internal resistance is actually used as reference for the internal adc. this causes the actual adc voltage range to be half of the voltage difference between vhigh_adc and vlow_adc. this results in the following values for the ex ternal resistors: subsample modes to increase the frame rate for lower resolution and/or regions of interest, a number of sub sampling modes have been implemented. the possible sub sample modes are listed in table 12. . the bits can be programmed in the image_core register (see 2.9.2.8). to preserve the color information, 2 adjacent pixels are read in any mode, while the number of pixels that is not read, varies from mode to mode. this will be designed as a repeated block of 24 pixels wide, which is the lowest common multiple of the modes described above. including the dummy pixels and the two additional rows/columns, the number of st arting coordinates for the x and y shift register is thus 99 in the x and 138 in the y direction. the total number of pixels, excluding dummy pixels, is a multiple of 24, and two additional pixels to have the same window edges independently of the sub-sampling mode. in the x direction, two columns are always addressed at the same moment since the signals from the odd and even columns must be put simultaneously on the corresponding bus. in the y direction, the rows are addressed one by one. this results in slightly different implementations of the sub-sampling modes for the two directions (figure 11. and figure 12.). 150 ohm (esd) radc = 577 ohm internal gnd vlow_adc ~ 0.42v vhigh_adc ~ 1.5v 277 ohm vdda_adc high reference voltage used by adc 150 ohm (esd) low reference voltage used by adc table 11. adc resistor values resistor value ( ? ) rvhigh_adc 560 rinternal 577 rvlowadc 220 table 12. subsample patterns mode bits read step a 000 2 2 default mode b 001 2 4 (skip 2) c 010 2 6 (skip 4) d 011 2 8 (skip 6) e 1xx 2 12 (skip 10) [+] feedback [+] feedback
ibis4-a-6600 cyii4sm6600ab advance information document number: 001-02366 rev. *d page 15 of 40 figure 11. x-subsampling a b c d e shift register logic selecting 2 collumns shift register logic selecting 2 collumns shift register logic selecting 2 collumns shift register logic selecting 2 collumns shift register logic selecting 2 collumns shift register logic selecting 2 collumns shift register logic selecting 2 collumns shift register logic selecting 2 collumns shift register logic selecting 2 collumns shift register logic selecting 2 collumns shift register logic selecting 2 collumns shift register logic selecting 2 collumns 24 column amplifiers bus1_s bus1_r bus2_s bus2_r scan direction [+] feedback [+] feedback
ibis4-a-6600 cyii4sm6600ab advance information document number: 001-02366 rev. *d page 16 of 40 figure 12. y-subsampling figure 13. shows the pixels read out in each color sub-sampling mode. table 13. frame rate vs. subsample mode mode ratio resolution (y*x) frame time [ms] frame time [ms] a 1:1 3002 x 2210 187.4 5.3 b 1:4 1502 x 1106 52.3 19.1 c 1:9 1002 x 738 25.7 38.9 d 1:16 752 x 554 15.8 63.2 63.2 1:36 502 x 370 8.2 121.2 vga (p) 640 x 480 12.3 81.5 vga (p) + 23 663 x 503 13.1 76.4 vga (l) 480 x 640 11.1 89.9 vga(l) + 23 503 x 663 11.9 83.7 shift re g isters on pixel pitch lo g ic selectin g 1row a b c d e scan direction [+] feedback [+] feedback
ibis4-a-6600 cyii4sm6600ab advance information document number: 001-02366 rev. *d page 17 of 40 figure 13. pixel readout in various subsample modes 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 1 2 3 4 5 6 7 8 9 1011121314151617181920212223 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 mode a mode b 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 mode c mode d 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 01234567891011121314151617181920212223 mode e [+] feedback [+] feedback
ibis4-a-6600 cyii4sm6600ab advance information document number: 001-02366 rev. *d page 18 of 40 electronic shutter a curtain-like (rolling) electronic shutter has been implemented on-chip. as can be seen in figure 14., there are two y shift registers. one of them points to the row that is currently being read out. the other shift register points to the row that is currently being reset. both pointers are shifted by the same y-clock and move over the focal plane. the integration time is set by the delay between both pointers. in case of a mechanical shutter, the two shift registers can be combined to apply the pulses from both sides of the pixel array simultaneously. this is to halve the influence of the parasitic rc times of the reset and select lines in the pixel array (which can result in a reduction of the row blanking time). this is the case when fast_reset in the sequencer register is set to 1 or in the non-destructive readout modes 1 and 2. figure 14. electronic rolling shutter operation high dynamic range modes double slope integration the ibis4-6600 has a feature to increase the optical dynamic range of the sensor; called doubl e slope integration. the pixel response can be extended over a larger range of light intensities by using a "dual slope integration" (patents pending). this is obtained by the addition of charge packets from a long and a short integration time in the pixel during the same exposure time. figure 15. shows the response curve of a pixel in dual slope integratio n mode. the curve also shows the response of the same pixel in linear integration mode, with a long and short integration time, at the same light levels. dual slope integration is obtained by: feeding a lower supply volt age to vdd_reset_ds (e.g., apply 2.0v to 2.5v). note that for normal (single slope operation vdd_reset_ds should have the same value as vdd_reset. the difference between vdd_reset_ds and vdd_reset determines the range of the high sensitivity, thus the output signal level at which the transition between high and low sensitivity occurs. put the amplifier gain to the lowest value where the analog output swing covers the adc's digital input swing. increasing the amplification too much will likely boost the high sensitivity part over the whole adc range. the electronic shutter determines the ratio of integration times of the two slopes. the high sensitivity ramp corresponds to "no electronic shutter", thus maximal integration time (frame read out time). the low sensitivit y ramp corresponds to the electronic shutter value that would have been obtained in normal operation. integration time readout pointer reset pointer time axis line number reset sequence frame time integration time [+] feedback [+] feedback
ibis4-a-6600 cyii4sm6600ab advance information document number: 001-02366 rev. *d page 19 of 40 figure 15. double slope response non-destructive read out (ndr) the default mode of operation of the sensor is with fpn correction (double sampling). however, the sensor can also be read out in a non-destructive way. after a pixel is initially reset, it can be read multiple times, wit hout resetting. the initial reset level and all intermediate signals can be recorded. high light levels will saturate the pixels quickly, but a useful signal is obtained from the early samples. for low light levels, one has to use the later or latest sample s. essentially an active pixel array is read multiple times, and reset only once. the external system intelligence takes care of the interpretation of the data. table 14. summarizes the advantages and disadvantages of non-destructive readout. figure 16. principle of non-destructive readout 0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8 0% 20% 40% 60% 80% 100% relative exposure (arbitrary scale) output signal [v] dual slope operation long integration time short inte g ration time table 14. pros and cons of ndr advantages disadvantages low noise - as it is true cds. in the order of 10 e- or below. system memory required to record the reset level and the intermediate samples. high sensitivity - as the conversi on capacitance is kept rather low. requires multiples readings of each pixel, thus higher data throughput. high dynamic range - as the results includes signal for short and long integrations times. requires system level di gital calculations. time [+] feedback [+] feedback
ibis4-a-6600 cyii4sm6600ab advance information document number: 001-02366 rev. *d page 20 of 40 sequencer and registers figure 3. showed a number of control signals that are needed to operate the sensor in a part icular sub-sampling mode, with a certain integration time, output amplifier gain, etc. most of these signals are generated on-chip by the sequencer that uses only a few control signals. these control signals should be generated by the external system: sys_clock, which defi nes the pixel rate (nominal 40 mhz), y_start pulse, which indicates the start of a new frame, y_clock, which selects a new row and will start the row blanking sequence, including the synchronization and loading of the x-register. the relative position of the pulses will be determined by a number of data bits that are uploaded in internal registers through a serial to parallel interface (spi). internal registers table 15. shows a list of the internal registers with a short description. in the next section, the registers are explained in more detail. table 15. list of internal registers register bit name description 0 (0000) 11:0 sequencer register selection of mode, gr anularity of the x sequencer clock, calibration, default value <11:0>:"000100000000" 0 ndr mode of readout: ndr = 0: normal readout (double sampling) ndr = 1: non-destructive readout 1:2 ndr_mode 4 different modes of non-destru ctive readout (no influence if ndr = 0) 3 reset_black 0 = normal operation 1 = reset of pixels before readout 4 fast_reset 0 = electronic shutter operation 1 = addressing from both sides 5 frame_cal_mode 0 = fast 1 = slow 6line_cal_mode0 = fast 1 = slow 7 cont_charge 0 = normal mode 1 = 'continuous precharge' 8 gran_x_seq_lsb granularity of the x sequencer clock 9 gran_x_seq_msb 10 black 0 = normal mode 1 = disconnects column amplifiers from busses, output of amplifier equals dark reference level 11 reset_all 0 = normal mode 1 = continuous reset of all pixels 1 (0001) 10:0 nrof_pixels number of pixels to count (x direction). max. 2222/2 (2210 real + 12 dummy pixels). default value <10:0>:"01000000000" 2 (0010) 11:0 nrof_lines number of lines to count (y direction). max. 3014 (3002 real + 12 dummy pixels). default value <11:0>:"101111000110" 3 (0011) 11:0 int_time integration time. default value <11:0>:"000000000001" 4 (0100) 7:0 delay delay of sequencer pulses default value <7:0>:"00000011" 0:3 delay_pix_valid delay of pix_valid pulse 4:7 delay_eol/eof delay of eol/eof pulses 5 (0101) 6:0 x_reg x start position (0 to 98). default value <6:0>:"0000000" 6 (0110) 7:0 y_reg y start position (0 to 137). default value <7:0>:"00000000" [+] feedback [+] feedback
ibis4-a-6600 cyii4sm6600ab advance information document number: 001-02366 rev. *d page 21 of 40 detailed description of registers sequencehr register a. ndr (bit 0) in normal operation (ndr = 0), the sensor operates in double sampling mode. at the start of each row readout, the signals from the pixels are sampled, the row is reset and the signals from the pixels are sampled again. the values are subtracted in the output amplifier. when ndr is set to 1, the sensor operates in non-destructive readout (ndr) mode (see table 16. ). b. ndr_mode (bit 1 and 2) 7 (0111) 7:0 image core register default value <7:0>:"00000000" 1:0 test_mode lsb: odd, msb: even 0 = normal operation 4:2 x_subsample sub-sampli ng mode in x-direction 7:5 y_subsample sub-sampli ng mode in x-direction 8 (1000) 9:0 amplifier register default value <9:0>:"0000010000" 3:0 gain<3:0> output amplifier gain setting 4 unity 0 = gain setting by gain<3:0> 1 = unity gain setting 5 one_out 0 = two analog outputs 1 = multiplexing to one output (out_1) 6 standby 0 = normal operation 1 = amplifier in standby mode. 7:9 delay_clk_amp delay of pixel clock to output amplifier. 9 (1001) 7:0 dac_raw_reg amplifier dac raw offset. default value <7:0>:"10000000" 10 (1010) 7:0 dac_fine_reg amplifier dac fine offset. default value <7:0>:"10000000" 11 (1011) 7:0 dac_dark_reg dac dark reference on output bus. default value <7:0>:"10000000" 12 (1100) 10:0 adc register default value <10:0>:"00000000000" 0 standby_1 0 = normal operation 1 = adc in standby 1standby_2 2 one 0 = multiplexing of two adc outputs 1 = disable multiplexing 3 switch if one = 0: delay of output with one (ext_clk = 0) or half (ext_clk = 1) clock cycle if one = 1: switch between two adcs 4 ext_clk 0 = internal clock (same as clock to x shift register and output amplifier) 1 = external clock 5 tristate 0 = normal operation 1 = outputs in tristate mode 6:8 delay_clk_adc delay of clock to adcs and digital multiplexer 9 gamma 0 = linear conversion 1 = 'gamma' law conversion 10 bitinvert 0 = no inversion of bits 1 = inversion of bits 13 (1101) reserved. 14 (1110) reserved. 15 (1111) reserved. table 15. list of internal registers (continued) register bit name description [+] feedback [+] feedback
ibis4-a-6600 cyii4sm6600ab advance information document number: 001-02366 rev. *d page 22 of 40 these bits only influence the operation of the sensor in case ndr (bit 0) is set to 1. there are basically two modes for non-destructive readout (mode 1 and 2). each mode needs two different frame readouts (setting 1 and 2 for mode 1, setting 3 and 4 for mode 2). first a reset/readout sequence (called reset_seq hereafter) and then one or several pure readout sequences (called read_seq hereafter). table 16. gives an overview of the different ndr modes. mode 1 in this mode, the sensor is readout in the same way as for non-destructive readout. however, electronic shutter control is not possible in this case, i.e. , the minimal (integration) time between two readings is equal to the number of lines that has to be read out (frame read time). the row lines are clocked simultaneously (left and right clock pulses are equal). mode 2 in mode 2, it is possible to ha ve a shorter integration time than the frame read time. rows are al ternating read out with the left and right pointer. these two pointers can point to two different rows (see int_time register). the (integration) time between two readings of the same row is equal to the number of lines that is set in the int_time register times 2 plus 1 and is minimal 1 line read time. in sett ing 3, the row that is read out by the left pointer is reset and read out (first y_clock), the row that is read out by the ri ght pointer is read out without resetting (second y_clock). in setting 4, both rows are read out without resetting (on the first y_clock the row is read out by the left pointer; on the second y_clock the row is read out by the right pointer). for both modes, the signals are read out through the same path as with destructive read out (double sampling) but the busses that are carrying the reset signals in destructive readout, are in non-destructive readout set to the voltage given by dac_dark. c. reset_black (bit 3) if reset_black is set to 1, each line is reset before it is read out (except for the row that is read out by the right pointer in ndr mode 2). this might be useful to obtain black pixels. d. fast_reset (bit 4) the fast reset option (fast_reset = 1) might be useful in case a mechanical camera shut ter is used. the fast reset is done on a row-by-row basis, not by a global reset. a global reset means charging all the pixels at the same time, which may result in a huge peak current. therefore, the rows can be scanned rapidly while the left and right shift registers are both controlled identically, so that the reset lines over the pixel array are driven from both sides. this reduces the reset (row blanking) time (when fast_reset = 1 the smallest x-granularity can be used). after the row blanking time the row is reset and y_clock can be asserted to reset the next row. after a certain integration time, the read out can be done in a similar way. the y shift registers are again synchronized to the first row. both shift registers are driven identically, and all rows & columns are scanned for (destructive) readout. fast_reset = 1 puts the sequencer in such mode that the left and right shift registers are both controlled identically. e. output amplifier calibration (bit 5 and 6) bits frame_cal_mode and li ne_cal_mode define the calibration mode of the output amplifier. during every row-blanking period, a calibration is done of the output amplifier. there are 2 calibration modes. the fast mode (= 0) can force a calibra tion in one cycle but is not so accurate and suffers from ktc noise, while the slow mode (= 1) can only make incremental adjustments and is noise free. approximately 200 or more "slo w" calibrations will have the same effect as 1 "fast" calibration. different calibration modes can be set at the beginning of the frame (frame_cal_mode bit) and for every subsequent row that is read (line_cal_mode bit). f. continuous charge (bit 7) for some applications it might be necessary to use continuous charging of the pixel columns in stead of a precharge on every row sample operation. setting bit cont_charge to 1 w ill activate this function. the resistor connected to pin cmd_col is used to control the current level on every pixel column. g. internal clock granularities the system clock is divided several times on-chip. the x-shift-register that controls the column/pixel readout, is clocked by half the system cl ock rate. odd and even pixel columns are switched to 2 separate busses. in the output amplifier the pixel signals on the 2 busses can be combined to one pixel stream at 40 mhz. the clock that drives the x-sequencer can be a multiple of 2, 4, 8 or 16 times the system clo ck. table 17. gives the settings for the granularity of the x-sequencer clock and the corresponding row blanking time (for ndr = 0). a row blanking time of 7.18 s is the baseline for almost all applications table 16. overview of ndr modes. setting bits ndr mode sequence 1 00 1 reset 2011read 3 10 2 reset 4112read [+] feedback [+] feedback
ibis4-a-6600 cyii4sm6600ab advance information document number: 001-02366 rev. *d page 23 of 40 . h. black (bit 10) in case black is set to 1, the internal black signal will be held high continuously. as a consequence, the column amplifiers are disconnected from the busses, the busses are set to the voltage given by dac_dark and the output of the amplifier equals the voltages from the offset dacs. i. reset_all (bit 11) in case reset_all is set to 1, all the pixels are simultaneously put in a 'reset' state. in this state, the pixels behave logarithmically with light intensity. if this state is combined with one of the ndr modes, the sensor can be used in a non-integrating, logarith mic mode with high dynamic range. j. nrof_pixels register after the internal x_sync is generated (start of the pixel readout of a particular row), the pixel_valid signal goes high. the pixel_valid signal goes low when the pixel counter reaches the value loaded in the nrof_pixel register and an eol pulse is generated. due to the fact that 2 pixels are addressed at each internal clock cycle the amount of pixels read out in one row = 2*(nrof_pixel + 1). k. nrof_lines register after the internal yl_sync is generated (start of the frame readout with y_start), the line counter increases with each y_clock pulse until it reaches the value loaded in the nrof_lines register and an eof pulse is generated. in ndr mode 2, the line counter increments only every two y_clock pulses and the eof pulse shows up only after the readout of the row indicated by the right shift register int_time register when the y_start pulse is ap plied (start of the frame readout), the sequencer will generate the yl_sync pulse for the left y-shift register. this loads the left y-shift register with the pointer loaded in y_reg register. at each y_clock pulse, the pointer shifts to th e next row and the integration time counter increases (increment only every two y_clock pulses in ndr mode 2) until it reaches the value loaded in the int_time register. at that moment, the yr_sync pulse for the right y-shift register is generated which loads the right y-shift register with the pointer loaded in y_reg register (figure 17.). figure 17. syncing of the y-shift registers. treg_int: ................ difference between left and right pointer . = integration counter until value "n" of int_time register is reached ..............................................................= int_time register. in case of ndr = 0, the actual integration time tint is given by tintl: ....................................... ......... integration time [# lines] ..................= nrof_lines register - int_time register + 1 in case of ndr = 1, ndr mode 1, the time tint between two readings of the same row is given by tint: ......................................... ......... integration time [# lines] ...................................................= nrof_lines register + 1 in case of ndr = 1, ndr mode 2, the times tint1 and tint2 between two readings of the same row (alternatingly) are given by tint1:................................................ integration time [# lines] ....................................................= 2 * int_time register + 1 tint2:................................................ integration time [# lines] = 2 * (nrof_lines register + 1) - (2 * int_time register + 1) delay register the delay register can be used to delay the pixel_valid pulse (bits 0:3) and the eo l/eof pulses (bits 4:7) to table 17. granularity of x-sequencer clock and corresponding row blanking time (for ndr = 0). gran_x_seq_msb/lsb x-sequencer clock row blanking time row blanking time [s] 00 2 x sys_clock 142 x tsys_clock 3.55 01 4 x sys_clock 282 x tsys_clock 7.05 10 8 x sys_clock 562 x tsys_clock 14.05 11 16 x sys_clock 1122 x tsys_clock 1122 x tsys_clock sync of left shift-re g ister sync of right shift-re g ister line n t reg_int last line, followed by s y nc of left shift-re g ister t int syn c [+] feedback [+] feedback
ibis4-a-6600 cyii4sm6600ab advance information document number: 001-02366 rev. *d page 24 of 40 synchronize them to the real pi xel values at the analog output or the adc output (which give additional delays depending on their settings). the bit settings and corresponding delay is indicated in table 18. . x_reg register the x_reg register determines the start position of the window in the x-direction. in this direction, there are 2208 + 2 + 12 readable pixels. in the active pixel array sub-sampling blocks are 24 pixels wide and t he columns are read two by two and therefore, the number of start positions equals 2208/24 +2/2 +12/2 = 92 + 1 + 6 = 99. y_reg register the y_reg register determines the start position of the window in the y-direction. in th is direction, there are 3000 + 2 + 12 readable pixels. in the active pixel array sub-sampling blocks are 24 pixels wide and t he rows are read one by one and therefore, the nu mber of start posit ions equals 3000/24 + 2/2 +12 = 125 + 1 + 12 = 138. image_core register bits 0:1 of the image_core register defines the several test modes of the image core. setting 00 is the default and normal operation mode. in case the bit is set to 1, the odd (bit 0) or even (bit 1) columns are tight to vdd. these test modes can be used to tune the sampling point of the adcs to an optimal position. bits 2:7 of the image_core re gister define the sub-sampling mode in the x-direction (bits 2:4) and in the y-direction (bits 5:7). the sub-sampling modes and corresponding bit setting are given in analog to digital converter on page 13 amplifier register a. gain (bits 0:3) the gain bits determine the gain setting of the output amplifier. they are only effective if unity = 0. the gains and corresponding bit setting are given in table 9. stage 2: programmable gain amplifier on page 12. b. unity (bit 4) in case unity = 1, the gain setting of gain is bypassed and the gain amplifier is put in unity feedback. c. one_out if one_out = 0, the two output amplifiers are active. if one_out = 1, the signals from the two busses are multiplexed to output out1. the gain amplifier and output driver of the second path are put in standby. d. standby if standby = 1, the complete output amplifier is put in standby (this reduces the power consumption significantly) e. delay_clk_amp the clock that acts on the outp ut amplifier can be delayed to compensate for any delay that is introduced in the path from shift register, column selection logic, column amplifier and busses to the output amplifier. setting '000' is used as a baseline. dac_raw_reg and dac_fine_reg register these registers determine the black reference level at the output of the output amplifier. bit setting 11111111 for dac_raw_reg register gives the highest offset voltage; bit setting 00000000 for dac_raw_reg register gives the lowest offset voltage. ideally, if the two output paths have no offset mismatch, the dac_fine_reg register must be set to 10000000. deviation from this value can be used to compensate the internal mismat ch (see offset dacs on page 13). dac_raw_dark register this register determines the voltage level that is put on the internal busses during calibra tion of the output stage. this voltage level is also continuously put on the reset busses in case of non-destructive readout (as a reset level for the double sampling fpn correction). table 18. delay added by changing the settings of the delay register bits delay [# sys_clock periods] bits delay [# sys_clock periods] 0000 0 1000 6 0001 0 1001 7 0010 0 1010 8 0011 1 1011 9 0100 2 1100 10 0101 3 1101 11 0110 4 1110 12 0111 5 1111 13 table 19. delay added by changing the settings of the delay_clk_amp bits bits delay [ns] bits delay [ns] 000 1.7 100 inversion + 8.3 001 2.9 2.9 inversion + 9.7 010 4.3 110 inversion + 11.1 011 6.1 111 inversion + 12.3 [+] feedback [+] feedback
ibis4-a-6600 cyii4sm6600ab advance information document number: 001-02366 rev. *d page 25 of 40 adc register a. standby_1 and standby_2 in case only one or none of the adcs is used, th e other or both adcs can be put in standby by setting the bit to 1 (this reduces the power consumption significantly). b. one in case out1 and out2 are both used and connected to adc_in1 and adc_in2 respectively, one must be 0 to use both adcs and to multiplex their output to adc_d<9:0>. if one = 1, the multiplexing is disabled. c. switch in case the two adcs are used (one = 0) and internal pixel clock (ext_clk = 0), the adc output is delayed with one system clock cycle if switch = 1. in case the two adcs are used (one = 0) and an external adc clock (ext_clk = 1) is applied, the adc output is delayed with half adc clock cycle if switch = 1. in case only one adc is used, the digital multiplexing is disabled by one = 1, but switch selects which adc output is on adc_d<9:0> (switch = 0: adc_1, switch = 1: adc_2). d. ext_clk in case ext_clk = 0, the internal pixel clock (that drives the x-shift registers and output amplifie r, i.e. half the system clock) is used as input for the adc clock. in case ext_clk = 1, an external clock must be applied to pin adc_clk_ext (pin 46). e. tristate in case tristate = 1, the adc_d<9:0> outputs are in tri-state mode. f. delay_clk_adc the clock that finally acts on the adcs can be delayed to compensate for any delay that is introduced in the path from the analog outputs to the input stage of the adcs. the same settings apply as for the delay that can be given to the clock acting on the output amplifier (see table 19. ). the best setting will also depend on the delay of the output amplifier clock and the load of the output amplifier. it must be used to optimize the sampling moment of the adcs with respect to the analog pixel input signals. setting '000' is used as a baseline. g. gamma if gamma is set to 0, the adc input to output conversion is linear, otherwise the conversion follows a 'gamma' law (more contrast in dark parts of the wi ndow, lower contrast in the bright parts). h. bitinvert if bitinvert = 0, 0000000000 is the conversion of the lowest possible input voltage, otherwise the bits are inverted. serial to parallel interface to upload the sequencer registers a dedicated serial to parallel interface (spi) is implemented. 16 bits (4 address bits + 12 data bits) must be uploaded serially. the address must be uploaded first (msb first), then the data (also msb first). the elementary unit cell is shown in figure 18. 16 of these cells connected in series, having a common spi_clk form the entire uploadable parameter block, where dout of one cell is connected to spi_data of the next cell (max. speed 20 mhz). the uploaded settings on the address/data bus are loaded into the correct register of the se nsor on the rising edge of signal reg_clock and become effective immediately. figure 18. spi interface d q c d q c spi_data to address/data bus dout spi_clk reg_clock 16 outputs to address/data bus spi_clk spi_data unity cell e ntire uploadable addres s block reg_clock a 3 a 2 a 1d0 reg_clock spi_clk spi_data internal register upload [+] feedback [+] feedback
ibis4-a-6600 cyii4sm6600ab advance information document number: 001-02366 rev. *d page 26 of 40 timing diagrams sequencer control signals there are 3 control signals that operate the image sensor: sys_clock y_clock y_start these control signals should be generated by the external system with following time co nstraints to sys_clock (rising edge = active edge): tsetup >7.5 ns. thold > 7.5 ns. it is important that these signals are free of any glitches. figure 19. relative timing of the 3 control signals basic frame and line timing the basic frame and line timing of the ibis4-6600 sensor is shown in figure 20. the pulse width of y_clock should be minimum 1 clock cycle and 3 clock cycles for y_start. as long as y_clock is applied, the sequencer stays in a suspended state. both eof and eol can be tied to y_start (eof) and y_clock (eol) if both signals are delayed with at least 2 sys_clock periods to let the sens or run in a fully automatic way. t1 row blanking time: during this period, the x-sequencer generates the control signals to sample the pixel signal and pixel reset levels, and start the readout of one line. it depends on the granularity of the x-sequencer clock (see table 17. ). t2 pixels counted by pixel counter until the value of nrof_pixels register is reached. pixel_valid goes high when the internal x_sync signal is generated, in other words when the readout of the pixels is started. pixel_valid goes low when the pixel counter reaches the value loaded in the nrof_pixels register. eol goes high sys_clock cycle after the falling edge of pixel_valid. t3 eof goes high when the line counter reaches the value loaded in the nrof_lines register and the line is read (pixel_valid goes low). t4 the time delay between successive y_clock pulses needs to be equal to avoid any horizontal illumination (integration) discrepancies in the image. [+] feedback [+] feedback
ibis4-a-6600 cyii4sm6600ab advance information document number: 001-02366 rev. *d page 27 of 40 figure 20. basic frame and line timing pixel output timing using two analog outputs figure 21. pixel output timing using two analog outputs the pixel signal at the out1 (out2) output becomes valid after 4 sys_clock cycles when th e internal x_sync (= start of pixel_valid output) has appeared (see figure 21.). the pixel_valid and eol/eof pulses can be delayed by the user through the delay register. t1 .................................. row blanking time (see table 17. ) t2 .......... .............. .............. .............. . 4 sys_clock cycles. multiplexing to one analog output the pixel signal at the out1 output becomes valid after 5 sys_clock cycles when the inte rnal x_sync (= start of pixel_valid output) has appeared (see figure 22.). the pixel_valid and eol/eof pulses can be delayed by the user through the delay register. t1 ............................................................. row blanking time t2 ............ .............. .............. .............. 5 sys_ clock cycles. [+] feedback [+] feedback
ibis4-a-6600 cyii4sm6600ab advance information document number: 001-02366 rev. *d page 28 of 40 figure 22. pixel output timing multiplexing to one analog output adc timing two analog outputs figure 23. adc timing us ing two anal og outputs figure 23. shows the timing of the adc using two analog outputs. internally, the adcs sample on the falling edge of the adc_clock (in case of internal clock, the clock is half the sys_clock). t1: each adc has a pipeline delay of 2 adc_clock cycles. this results in a total pipeline delay of 4 pixels. one analog output figure 24. adc timing us ing one analog output figure 24. shows the timing of the adc using one analog output. internally, the adc samples on the falling edge of the adc_clock. t1: the adc has a pipeline de lay of 2 adc_clock cycles. [+] feedback [+] feedback
ibis4-a-6600 cyii4sm6600ab advance information document number: 001-02366 rev. *d page 29 of 40 pin list table 20. is a list of all the pi ns and their function. in total, there are 68 pins. all pins with the same name can be connected together. table 20. pin list pin pin name pin type expected voltage [v] pin description 1 cmd_col_ctu input 0 biasing of columns (ctu). decouple with 100 nf to gnda. 2 cmd_col input 1.08 biasing of columns. connect to vdda with r = 10 k and decouple to gnda with c = 100 nf. 3 cmd_colamp input 0.66 biasing of column amplifiers. connect to vdda with r = 100 k and decouple to gnda with c = 100 nf. 4 cmd_colamp_ctu input 0.37 biasing of column amplifiers. connect to vdda with r = 10 m and decouple to gnda with c = 100 nf. 5 rcal_dac_dark input 1.27 @ code 128 dac_dark reg biasing of dac for dark reference. can be used to set output range of dac. default: decouple to gnda with c = 100 nf. 6 rcal_dac_out input 0 biasing of dac for output dark level. can be used to set output range of dac. def ault: connect to gnda. 7 vdda power 2.5 vdd of analog part [2.5v]. 8 gnda power 0 gnd (&substrate) of analog part. 9 vddd power 2.5 vdd of digital part [2.5v]. 10 gndd power 0 gnd (&substrate) of digital part. 11 cmd_out_1 input 0.78 biasing of first stage output amplifiers. connect to vddamp with r = 50 k and decouple to gndamp with c = 100 nf. 12 cmd_out_2 input 0.97 biasing of second stage output amplifiers. connect to vddamp with r = 25 k and decouple to gndamp with c = 100 nf. 13 cmd_out_3 input 0.67 biasing of third stage output amplifiers. connect to vddamp with r = 100 k and decouple to gndamp with c = 100 nf. 14 spi_clk input - clock of digital parameter upload. shifts on rising edge. 15 spi_data input - serial address and data input. 16 bit word. address first. msb first. 16 vddamp power 2.5 vdd of analog output [2.5v] (can be connected to vdda). 17 cmd_fs_adc input 0.73 biasing of first stage adc. connect to vdda_adc with r = 50 k and decouple to gnda_adc with c = 100 nf. 18 cmd_ss_adc input 0.73 biasing of seco nd stage adc. connect to vdda_adc with r = 50 k and decouple to gnda_adc. 19 cmd_amp_adc input 0.59 biasing of inpu t stage adc. connect to vdda_adc with r = 180 k and decouple to gnda_adc with c = 100 nf. 20 gndamp ground 0 gnd (&subs trate) of analog output. 21 out1 output black level: 1 @ code 190 dac_raw reg. analog output 1. 22 adc_in1 input see out1. analog input adc 1. 23 vddamp power 2.5 vdd of analog output [2.5v] (can be connected to vdda). [+] feedback [+] feedback
ibis4-a-6600 cyii4sm6600ab advance information document number: 001-02366 rev. *d page 30 of 40 24 out2 output black level: 1 @ code 190 dac_raw reg. analog output 2. 25 adc_in2 input see out2. analog input adc 2. 26 vddd power 2.5 vdd of digital part [2.5v]. 27 gndd power 0 gnd (&substrate) of digital part. 28 gnda power 0 gnd (&substr ate) of analog part. 29 vdda power 2.5 vdd of analog part [2.5v]. 30 reg_clock input - register clock. data on internal bus is copied to corresponding registers on rising edge. 31 sys_clock input - system clock defining the pixel rate (n ominal 40 mhz, 50% +/- 5% duty cycle). 32 sys_reset input - global system reset (active high). 33 y_clk input - line clock. 34 y_start input - start frame readout. 35 gndd_adc power 0 gnd (&substrate) of digital part adc. 36 vddd_adc power 2.5 vdd of digital part [2.5v] adc. 37 gnda_adc power 0 gnd (&subs trate) of analog part. 38 vdda_adc power 2.5 vdd of analog part [2.5 v]. 39 vhigh_adc input 1.5 adc high reference voltage (e.g. connect to vdda_adc with r = 560 ? and decouple to gnda_adc with c = 100 nf. 40 vlow_adc input 0.42 adc low reference voltage (e.g. connect to gnda_adc with r = 220 ? and decouple to gnda_adc with c = 100 nf. 41 gnda_adc power 0 gnd (&subs trate) of analog part. 42 vdda_adc power 2.5 vdd of analog part [2.5 v]. 43 gndd_adc power 0 gnd (&substrate) of digital part adc. 44 vddd_adc power 2.5 vdd of di gital part [2.5 v] adc. 45 vdd_reset_ds power 2.5 (for no dual slope) variable reset voltage (dual slope). 46 adc_clk_ext input - external adc clock. 47 eol output - diagnostic end of line signal (produced by sequencer), can be used as y_clk. 48 eof output - diagnostic end of frame signal (produced by sequencer), can be used as y_start. 49 pix_valid output - diagnostic signal. high during pixel readout. 50 temp output - temperature measurement. output voltage varies linearly with temperature. 51 adc_d<9> output - adc data output (msb). 52 vdd_pix power 2.5 vdd of pixel core [2.5v]. 53 gnd_ab power 0 anti-blooming ground. set to 1 v for improved anti-blooming behavior. 54 adc_d<8> output - adc data output. 55 adc_d<7> output - adc data output. 56 adc_d<6> output - adc data output. table 20. pin list (continued) pin pin name pin type expected voltage [v] pin description [+] feedback [+] feedback
ibis4-a-6600 cyii4sm6600ab advance information document number: 001-02366 rev. *d page 31 of 40 note on power-on behavior at power-on, the chip is in an undefined state. it is advised that the power-on is accompanied by the assertion of the sys_clock and a sys_reset pulse that puts all internal registers in their default state (all bits are set to 0). the x-shift registers are in a defined state after the first x_sync which occurs a few microseconds after the first y_start and y_clock pulse. prior to this x_sync, the chip may draw more current from the analog power supply vdda. it is therefore favorable to have separate analog and digital supplies. the current spike (if there will be any) may also be avoided by a slower ramp-up of the analog power supply or by disconnecting the resistor on pin 3 (cmd_colamp) at start-up. 57 adc_d<5> output - adc data output. 58 adc_d<4> output - adc data output. 59 adc_d<3> output - adc data output. 60 vdd_reset power 2.5 reset voltage [2.5v] . highest voltage to the chip. 3.3 v for extended dynamic range or 'hard reset'. 61 adc_d<2> output - adc data output. 62 adc_d<1> output - adc data output. 63 adc_d<0> output - adc data output (lsb). 64 bs_reset input - boundary scan (allows debugging of internal nodes): reset. tie to gnd if not used. 65 bs_clock input - boundary scan (allows debugging of internal nodes): clock. tie to gnd if not used. 66 bs_din input - boundary scan (allows debugging of internal nodes): in. tie to gnd if not used. 67 bs_bus output - boundary scan (allows debugging of internal nodes): bus. leave floating if not used. 68 cmd_dec input 0.74 biasing of x and y decoder. connect to vddd with r = 50 k? and decouple to gndd with c = 100 nf. table 20. pin list (continued) pin pin name pin type expected voltage [v] pin description [+] feedback [+] feedback
ibis4-a-6600 cyii4sm6600ab advance information document number: 001-02366 rev. *d page 32 of 40 packaging bare die the ibis4-6600 image sensor has 68 pins, 17 pins on each side. the die size from pad-edge to pad-edge (without scribe-line) is 9120.10 ?m (x) by 11960.10 ?m (y). scribe lines will take about 100 to 150 ?m extra on each side. pin 1 is located in the middle of the left side, indicated by a "1" on the layout. a logo and some identification t ags can be found on the lower right of the die (see figure 25.). figure 25. bare die dimensions pad 1 identification pad 9 pad 10 pad 2 6 pad 61 pad 27 pad 43 pad 60 pad 44 7777.00 m (2222 * 3.5) 4404.47 m 10549.00 m (3014 * 3.5) 6427.00 m 9120.10 m 11960 10 m pixel array center pixel 0,0 test diodes probe bondin g probe bonding probe bondin g probe bondin g origin ( 0 , 0 ) [+] feedback [+] feedback
ibis4-a-6600 cyii4sm6600ab advance information document number: 001-02366 rev. *d page 33 of 40 package drawing technical drawing of the 68-pin lcc package figure 26. package top view (all dimensions in inch) [+] feedback [+] feedback
ibis4-a-6600 cyii4sm6600ab advance information document number: 001-02366 rev. *d page 34 of 40 figure 27. package side view (all dimensions in inch) table 21. package side view dimensions. inch (mm) dimension description min. typ. max. min. typ. max. a glass (thickness) 0.037 0.039 0.039 0.950 1.000 1.050 b die - si (thickness) 0.029 0.740 c die attach (thickness) 0.002 0.004 0.006 0.030 0.060 0.090 d glass attach (thickness) 0.002 0.004 0.006 0.030 0.070 0.110 e imager to lid-outer surface 0.081 2.048 f imager to lid-inner surface 0.039 0.978 g imager to seating plane of pkg 0.060 0.061 0.062 1.512 1.562 1.612 a b - die c d e f g [+] feedback [+] feedback
ibis4-a-6600 cyii4sm6600ab advance information document number: 001-02366 rev. *d page 35 of 40 figure 28. package back view (all dimensions in inch) [+] feedback [+] feedback
ibis4-a-6600 cyii4sm6600ab advance information document number: 001-02366 rev. *d page 36 of 40 bonding of the ibis4-a-6600 in the 68-pin lcc package figure 29. bonding scheme of the ibis4-a-6600 in the lcc package the middle of the die corresponds with the middle of the package cavity ( 50 m). pixel 0,0 is located at x = ?4023 m, y = ?4806 m (mechanical centre of the die/package is x = 0, y = 0). [+] feedback [+] feedback
ibis4-a-6600 cyii4sm6600ab advance information document number: 001-02366 rev. *d page 37 of 40 glass lid specifications monochrome sensor a d263 glass will be used as protection glass lid on top of the ibis4-6600 monochrome sensors. the refraction index of the d263 glass lid is 1.52. figure 30. shows the transmission characteristics of the d263 glass. figure 30. transmittance curve of the d263 cover glass lid storage and handling storage conditions handling and soldering conditions special care should be taken when soldering image sensors with color filter arrays (rgb color filters), onto a circuit board, since color filters are sensit ive to high temperatures. prolonged heating at elevated temperatures may result in deterioration of the performance of the sensor. the following recommendations are made to ensure that sensor performance is not compromised during end-users' assembly processes. board assembly: device placement onto boards should be done in accordance with strict esd controls for class 0, jesd22 human body model, and class a, jesd22 machine model devices. assembly operators should always wear all designated and approved grounding equipment; grounded wrist straps at esd protected workstations are re commended including the use of ionized blowers. all tools should be esd protected. manual soldering: when a soldering iron is used the following conditions should be observed: use a soldering iron with temperat ure control at the tip. the soldering iron tip temperature should not exceed 350c. the soldering period for each pin should be less than 5 seconds. reflow soldering: figure 31. shows the maximum recommended thermal profile for a reflow soldering system. if the temperature/time profile exceeds these recommendations damage to the image sensor may occur. see figure 31. for more details. precautions and cleaning: avoid spilling solder flux on the cover glass; bare glass and particularly glass with antireflection filters may be adversely affected by the flux. avoid mechanical or particulate damage to the cover glass. it is recommended that isopropyl alcohol (ipa) is used as a solvent for cleaning the image sensor glass lid. when using other solvents, it should be confirmed beforehand whether the solvent will dissolve the package and/or the glass lid or not. 0 10 20 30 40 50 60 70 80 90 100 400 500 600 700 800 900 wavelength [nm] transmission [%] table 22. storage conditions. description minimum maximum maximum temperature ?30 +85 c [+] feedback [+] feedback
ibis4-a-6600 cyii4sm6600ab advance information document number: 001-02366 rev. *d page 38 of 40 figure 31. reflow soldering temperature profile rohs (lead free) compliance this paragraph reports the use of hazardous chemical substances as required by the rohs directive (excluding packing material). information on lead free soldering: ibis4-a-6600-m2 (serial number s beyond 3694): the product was tested successfully for l ead-free soldering processes, using a reflow temperature profile with maximum 260c, minimum 40s at 255c and minimum 90s at 217c. ibis4-a-6600-c2: the product will not withstand a lead free soldering process. maximum allowed reflow or wave soldering temperature is 220c. hand soldering is recommended for this part type. note: "intentional content" is defined as any material demanding special attention is contained into the inquired product by following cases: 1. a case that the above material is added as a chemical composition into the inquired product intentionally in order to produce and maintain the required performance and function of the intended product 2. a case that the above material, which is used intentionally in the manufacturing process, is contained in or adhered to the inquired product the following case is not treat ed as "intentional content": 1. a case that the above material is contained as an impurity into raw materials or parts of the intended product. the impurity is defined as a substance that cannot be removed industrially, or it is produced at a process such as chemical composing or reaction and it cannot be removed technically. table 23. the chemical substances and information about any intentional content chemical substance any intentional content if there is any intentional content, in which portion is it contained? lead no - cadmium no - mercury no - hexavalent chromium no - pbb (polybrominated biphenyls) no - pbde (polybrominated diphenyl ethers) no - [+] feedback [+] feedback
ibis4-a-6600 cyii4sm6600ab advance information document number: 001-02366 rev. *d page 39 of 40 ? cypress semiconductor corporation, 2006. the information contained herein is subject to change without notice. cypress semic onductor corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a cypress product. nor does it convey or imply any license under patent or ot her rights. cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agr eement with cypress. furthermore, cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to re sult in significant injury to the user. the inclusion of cypress products in life-support systems application implies that the manu facturer assumes all risk of such use and in doing so indemni fies cypress against all charges. ordering information * jlcc package for use in evaluation kits only. ** d263 is used as monochrome glass lid (see figure 30. for spectral transmittance). other packaging combinations are available upon special request. disclaimer the ibis4-6600 sensor is only to be used for non-low vision aid applications. a strict exclus ivity agreement prevents us to sell the ibis4-6600 sensor to customers who intend to use it for the above specified applications. all products and company names mentioned in this docum ent may be the trademarks of their respective holders. table 24. ordering information. cypress part number package glass lid mono/color cyii4sc6600ab-qdc 68-pin lc c d263 rgb bayer pattern cyii4sm6600ab-qdc 68-pin lcc d263 b&w CYII4SC6600AB-HDC 84-pinjlcc d263 rgb bayer pattern cyii4sm6600ab-hdc 84-pin jlcc d263 b&w [+] feedback [+] feedback
ibis4-a-6600 cyii4sm6600ab advance information document number: 001-02366 rev. *d page 40 of 40 document history page document title: ibis4-a-6600 cmos image sensor document number: 001-02366 rev. ecn. issue date orig. of change description of change ** 384900 see ecn fwu origination. *a 402976 see ecn fwu preliminary notice removed. electro-optical spec updated to characterization data. *b 418669 see ecn fvk table 20. adc resistor values changed adc section added figure 29. p41 corrected *c 502551 see ecn qgs converted to frame file *d 642596 see ecn fpw ordering information update [+] feedback [+] feedback

▲Up To Search▲

Price & Availability of CYII4SC6600AB-HDC

	To Download CYII4SC6600AB-HDC Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .